



MODEL	REV	CHANGE LIST	<div>FF4 M/B</div>	1A		Page	FF4 Main BOARD	
							FROM	TO
						1		1A
						2		1A
						3		1A
						4		1A
						5		1A
						6		1A
						7		1A
						8		1A
						9		1A
						10		1A
						11		1A
						12		1A
						13		1A
						14		1A
						15		1A
						16		1A
						17		1A
						18		1A
						19		1A
						20		1A
						21		1A
						22		1A
						23		1A
						24		1A
						25		1A
						26		1A
						27		1A
						28		1A
						29		1A
						30		1A
						31		1A
						32		1A
						33		1A
						34		1A
						35		1A
<div>QUANTA COMPUTER</div>		PROJECT : FF4	DOCUMENT NO : 204	TITLE : M/B	ASSEMBLY P/N : .			
		APPROVED BY: Frank Tsui	DRAWING BY Thomas Kang	REV : 1C	DATE :	Sheet	1	of 35

FF4 SYSTEM BLOCK DIAGRAM



vinafix

FF4 (SF4) Power Rails

[illegible]

Power	Voltage	S0	S3	S4	S5	Ctl Signal
+5VPCU	5V	V	V	V	V	6237LDO5
+3VPCU	3.3V	V	V	V	V	6237LDO5
+3V_LAN	3.3V	V	V	NOTE 1	NOTE 1	LAN_ON_D
+5V_S5	5V	V	V	NOTE 2	NOTE 2	RVCCD
+3V_S5	3.3V	V	V	NOTE 2	NOTE 2	RVCCD
+1.5V_SUS	1.5V	V	V			SUS_ON
+3V_SUS	3.3V	V	V			SUSD
+0.75V_DDR_VTT	0.75V					+1.5V_CPUVDDQ_PG
+SMDDR_VREF	0.75V	V	V			SUS_ON
+5V_RUN	5V	V				MAIND
+3V_RUN	3.3V	V				MAIND
+1.8V	1.8V	V				+3V_RUN
+1.5V	1.5V	V				MAIND
+1.05V	1.05V	V				RUN_ON
+VCCSA	By VID	V				1.05V_VTT_PWRGD
+VCC_GFX	By VID	V				ALL_SYS_PWRGD
+VCC_CORE	By VID	V				ALL_SYS_PWRGD

NOTE 1:ON AT WOL FUNCTION ENABLE

NOTE 2:ON FOR WAKE UP FUNCTION DURING S4/S5

PCB STACK UP

6L

LAYER 1 : TOP

LAYER 2 : GND

LAYER 3 : IN1

LAYER 4 : IN2

LAYER 5 : VCC


LAYER 6 : BOT

IVY Bridge Processor (DMI,PEG,FDI)

IVYB 1/4(HOST&PCIE&CFG)

IVY Bridge Processor (CLK,MISC,JTAG)


IVY Bridge Processor (RSVD, CFG)



IVYB 2/3(DDR3 I/F&GND)


IVY Bridge Processor (DDR3)

IVY Bridge Processor (GND)



Ivy Bridge_PGA_2DPC_Rev0p1




Ivy Bridge_PGA_2DPC_Rev0p1





Ivy Bridge_PGA_2DPC_Rev0p1

Ivy Bridge_PGA_2DPC_Rev0p1



IVY Bridge Processor (POWER)




IVY Bridge Processor (GRAPHIC POWER)



Panther Point (LVDS,DDI)





PCH Pull-high/low(CLG)



On Die DSW VR Enable
High = Enable (Default)
Low = Disable

Panther Point (HDA,JTAG,SATA)


RTC Circuitry (RTC)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_RUN - R136 10K 4 SPKR
GNT1# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R203 10K 4 PCL_GNT1# 9
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R176 330K 4 PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]	
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
HDA_SDO	Flash Descriptor Security	PWROK	1 = Override 0 = Default (weak pull-down 20K)	+3V_RUN - R248 10K 4 ME_OVERRIDE
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R149 10K 4 DF_TVS 10 Change on 8/10 H_LSNB_VB# 4
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R146 10K 4 PLL_ODVR_EN 10
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_SS - R254 10K 4 ACZ_SYNC_R



PCH SPI (CLG)




PCH JTAG Debug (CLG)




Panther Point-M (PCI-E,SMBUS,CLK)




PLTRST#(CLG)




PCI/USB OC# Pull-up (CLG)





CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)




Panther Point (GND)






Panther Point (POWER)






Panther Point-M (POWER)



DDR3 DIMM-0-STD(8H)




DDR3 DIMM-1-STD(4H)



LED Panel BACKLIGHT POWER


Fuse Rating =

$$IR(\text{max}) / (0.75 * 0.75) = 0.5A / 0.5625 = 0.889A$$



$$\text{Fuse Rating} = \text{IR(max)} / (0.75 * 0.75) = 0.17\text{A} / 0.5625 = 0.302\text{A}$$


80mils




Fuse Rating =
 $IR(\max) / (0.75 * 0.75) = 0.55A / 0.5625 = 0.978A$

LED Panel(LVDS)

1.5A (100mils)




LED Panel POWER SWITCH(LVDS)




Quanta Computer Inc.
PROJECT : FF4

Size	Document Number	Rev
	LCD CONN	1C
Date:	Tuesday, December 20, 2011	Sheet 13 of 35




HDMI






2.5" SATA HDD

SATA ODD








X'tal 25MHz



TRANSFORMER





RJ45






Check point:
1. LOM_CLK_REQ# and PCIE_WAKE# needsto be pull up by SB side
2. PCIE_TX must have AC cap at PCH side

Close to U20




LAN Power






Note:
KR35, KR42, KR39, KR33
close to U14





USB CHARGER

21











USB Charger Enable						
Power State	Mode	CB0	CB1	USB_CHRG_ON	MAX_DISCHARGE	Power Source
S0	PM	1	0	1->0->1	0->1->0	AC or DC
S3	AM	0	0	1->0->1	0->1->0	AC*1
S4/S5	AM	0	0	1->0->1	0->1->0	AC*1
S3	PM	1	0	0	1	DC
S4/S5	PM	1	0	0	1	DC
G3->S5						Base on AC or DC
USB Charger Disable						
Power State	Mode	CB0	CB1	USB_CHRG_ON	MAX_DISCHARGE	Power Source
S0	PM	1	0	1	0	AC or DC
S3	PM	1	0	1	0	AC
S4/S5	PM	1	0	0	1	AC
S3	PM	1	0	1	0	DC
S4/S5	PM	1	0	0	1	DC
G3->S5						Base on AC or DC

*1 : Discharge min. 700ms





CB0	CB1	Mode	Status
0	0	AM	Auto Detection Charger Mode
0	1	FM	Force Dedicated Charger Mode: DP/DM shorted
1	0	PM	USB Pass-Through Mode: DP/DM connected to TDP/TDM
1	1	CM	USB Pass-Through Mode with CDP Emulation: auto connects DP/DM to TDP/TDM depending on CDP status





ES0-1109-1





$$\text{Fuse Rating} = \frac{\text{IR(max)}}{0.75} \times 0.75 = \frac{0.024}{0.5625} = 0.0427\text{A}$$




Keyboard(KBC)




Touch Pad D/B (TPD)




Right Side



Left Side



SW Footprint



	VF MIN	VF MAX	A
White LED	2.7V	3.15V	2.47mA / 3.1mA

(5 - 2.7)V / 750 Ω = 3.1 mA
(5 - 3.15)V / 750Ω = 2.47 mA

	VF MIN	VF MAX	A
White LED	2.7V	3.15V	5.61mA / 6.97mA


(5 - 2.7)V / 330 Ω = 6.97 mA
(5 - 3.15)V / 330 Ω = 5.61 mA

	VF MIN	VF MAX	A
LED W	2.9 V	3.2 V	5.45 mV / 6.36mA
LED A	2.0 V	2.4 V	4.8 mA / 5.8 mV


(5 - 3.2)V / 330Ω = 5.45 mA
(5 - 2.9)V / 330 Ω = 6.36mA

(5 - 2.0 - 0.7)V / 390 Ω = 5.8 mA
(5 - 2.4 - 0.7)V / 390 Ω = 4.8 mA




23




Signal	Pin
TX+	23
TX-	25
RX+	33
RX-	31
Present	51
Power	2, 24, 39, 41, 52
GND	4, 9, 15, 18, 21, 26, 27, 29, 34, 35, 37, 40, 43, 50

 Quanta Computer Inc. PROJECT : FF4		
Size	Document Number MINI CARD(WLAN)	Rev 1C
Date:	Sunday, December 11, 2011	Sheet 23 of 35


Magnetic Lid Switch





CPU FAN CTRL



CPU Thermal Sensor



[illegible]



MODE	DISCHARGE MODE
+5V	No discharge
+1.5V	Tracking discharge
GND	Non-tracking discharge

VDDQSET	VDDQ(V)	VTTREF & VTT	NOTE
GND	1.5 fixed	VDDQSNS/2	DDR3
5V	1.8 fixed	VDDQSNS/2	DDR2
FB-Resistor	Adjustable	VDDQSNS/2	1.5V<VDDQ<3V

$$V_{TT} = V_{TTREF} = V_{DDQSNS}/2 = 0.75V$$

STATE	S3	S5	1.5VSUS	VTTREF	VTT
S0	1	1	on	on	on
S3	0	1	on	on	off
S4/S5	0	0	off	off	off


Fuse Rating =
$$IR(max) / (0.75 * 0.75) = (1.23V * 33A / 0.9 / 7.5V) / 0.5625 = 10.69A$$




1. Level 1 Environment-related Substances should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.


+1.05V / 15.0A

Fuse Rating =
IR(max) / (0.75 * 0.75) = (1.05V * 15 / 0.9 / 7.5V) / 0.5625
= 4.15A







Battery Charger




MBATV voltage :	
Li-ion 4cell_ 4S1P	$16.8V \times 40.2 / (200 + 40.2) = 2.812V$ $12.0V \times 40.2 / (200 + 40.2) = 2.008V$
Li-ion 6cell_ 3S2P	$12.6V \times 40.2 / (200 + 40.2) = 2.108V$ $7.5V \times 40.2 / (200 + 40.2) = 1.255V$

Power Tree Table

33





Change List

Item	Page	Reason	Detail
	ALL		RSD release

R90-1018-1	21	Add signal for RF module.	Add RFXMD_CN.
R90-1018-2	21	Change HTB connector for more signals and power.	CN9 change from 30 pin to 40 pin and re-define signals.
R90-1018-3	24	Change footprint of C372.	C372 change from 0603 to 0402.
R90-1018-4	16,18	Change connectors.	Change connector of CN10, CN11,CN18.
R90-1018-5	23	Add a reserved capacitor for WLAN power.	Add C416 and reserved.
R90-1020-1	19	Change circuit of speaker portion.	Remove AL6-AL9, AC12, AC13; change AR26-AR28, AR30 from 1206 Ohm to 0805 default short.
R90-1020-2	14	For HDMI criteria solution.	Change diodes for HDMI DDC bus.
R90-1020-3	4	Delete un-used circuit.	Delete Q12, R95.
R90-1024-1	31	Add battery OVP, BAT+ discharge, and CELL_ID circuit	
R90-1024-2	27,28,31 35	Modify D2D Fuse for 6cell battery.	
R90-1024-3	11,20,24	Remove un-necessary circuit.	Delete R199, L22, R205, KR4, KR7 and thermal protect circuit.
R90-1024-4	8,9	Change capacitors of XTALs as vendor's suggestion.	C337,C338, C345, C346 change from 18P to 15P.
R90-1025-1	27	Add a 0.0130 capacitor to correct voltage level of 0.75V.	Add PC169 at PD400 pin 5.
R90-1026-1	19	For meet the requirement headphone jack output with 32ohm in DA test, change series resistor at headphone.	AR6, AR7change from 75 ohm to 62 ohm.
R90-1026-2	20	Delete SPI rom for EC and its relative circuit.	Delete KU2 and its relative circuit; adjust resistors for SPI ROM U14.
R90-1027-1	19	Reserve RC circuit for DMIC clock and data.	Add R366, R367, C71, C84(capacitors are reserved).
R90-1102-1	25	Modify Boost resistor	PR301 change from 1 ohm to 2.2 ohm, PR501 change from 1 ohm to 4.7 ohm,
R90-1102-2	31	Modify SMBus resistor for EE request	PR842,PR843 change from 330 ohm to 100 ohm,
R90-1102-3	13	Modify LVDS signals to connector for layout more smooth.	Modify ED1D, DATA and Clock to CN3.
R90-1102-3	9	To prevent glitch of PLUTESTH, add a capacitor.	Add C417 close to U16.
R90-1107-1	30	Add Posistor circuit and modify some posistors location.	Add PR926-PR930,PQ922,PC922
R90-1107-2	32	Modify Schmetic for 6 cell battery	Change PL411 frome 10uH-4A to6.8uH-4.5A, add PC823 , Change PF801 frome 5A to 10A, Prepare PR823 to modify switch frequency
R90-1107-3	8,20	Reserve series resistors for LCP signal overshoot and undershoot.	Add R368-R372 close to PCN; R373-R377 close to EC.
R90-1108-1	32	Change snubber circuit to " P48MAJ20A" for DC-IN area.	Delet PR737,PR736-PR739, Add PD701,PD702
R90-1109-1	31	Change battery connector to fit battery pack (SANYO's request for safety).	Change PCN800.
R90-1110-1	16	Add a screw hole near CRT connector to fix board.	Add R30.
R90-1110-2	28	Change "VIN_VCC_CORE" input capacitor.	Change PC23,PC29,PC30 from 27u to 47u.
R90-1111-1	25	Modify for 6 cell battery input	Change PD501 from 5.1V to 3.3V,PR504 from 100K to 147K, PR505 from 330K to 120K.
R90-1114-1	25	Add PR500	Add PR500
R90-1114-2	26	Increase the current rating of PL811.	Change PL811 from "PCMB104T-R36MT"(30A) to "PDU1040D-H-R36M+P3"(33A)
R90-1114-3	29	Fix +1.05V_VTT output voltage to 1.05V	Change PR605 from 2.05K to 0 ohm, Delete PR615,PQ601

R91-1209-1	22	Change front side LED's footprint to fit vendor's spec.	Change footprint of LED2, LED5, LED7.
R91-1209-2	9,17	For solving ringback of PLUTESTH.	Stuff MC1 100P and C417 is reserved.
R91-1209-3	16	For request of factory to reduce tolerance of nut length, change nut.	Change NUT at H22, H23.
R91-1209-4	13	For better signal quality, remove bead at DMIC_CLK.	Change L13 from bead to 0 ohm.
R91-1209-5	14,15,16,21	For EMI's request, remove shield ground for I/O ports.	Remove SHIELD_GND and R37, R45, R354-R357.
R91-1209-6	8	For better signal quality, change series resistors of LPC.	Change R368-R372 from 0 ohm to 27 ohm.
R91-1209-7	19	For better signal quality, change series bead of HP.	Change bead of AL3, AL4.
R91-1209-8	15	For EMI's request, change capacitors of CRT's R,G,B signals.	Change C2, C3, C7, C8, C11, C12 from 4.7P to 10P.
R91-1212-1	25	Change Control IC from "TI51427" to "PM6686"	PR301 change from 2.2 ohm to 1 ohm, PR501 change from 4.7 ohm to 1 ohm, PR504 change from 147K ohm to 100K ohm, PR505 change from 120K ohm to 100K ohm, PC503 change from 10uF to 4.7uF, PC509 change from 1uF to 0.1uF, Add "PM6686_LED00" signal.
R91-1212-2	31	Modify for VSEN/VCC timing, BAT_CELL_ID voltage	Add PR854 150K ohm, PR956 change from 1M ohm to 470K ohm, PC852 change from 1000P to 1uF.
R91-1213-1	17	For RSD protect of SD Card work, add a bead on SD power.	Change R34 to ML3.
R91-1213-2	17	For compatibility of SD card, add capacitors for signals.	Add MC16-MC21.
R91-1214-1	16	For factory's request to prevent LED. Reserve a position for NUT.	Add H32.
R91-1215-1	29	For layout space consideration, remove unused capacitor of +1.05V.	Remove PC616.
R91-1219-1	30	Modify Net name from 62371LDO5 to 51427ALDO5	Change Net name from 62371LDO5 to 51427ALDO5
R91-1219-2	25	Modify 51427AENLDO circuit for Battery latch issue	
R91-1219-3	32	Add Charge current limit = 2-2.1A, modify PR807 for de-rating Because charging current was reduced ,we modify PL811,PF801,PC823	Add PR822, 1.07K ohm,charge PR807 from 1W to 2W. Change PL811 from 5.6 uH to 10 uH, PF811 from 10A to 4A. Remove PC823
R91-1219-4	25	For +3V_RUN glitch when using Sandisk SSD, change capacitor at MAIND.	Change PC949 from 2200P to 0.0150.
R91-1219-5	17	For EMI of SD Card, add capacitor at SD CLK.	Add MC10 with 5P capacitor.